VipCore
Virtual Processor-based Multicore Scheduling
| FCOMP-01-0124-FEDER-015006 PTDC/EIA-CCO/111799/2009 40 months (Feb 2011 to May 2014) | |
| Summary: | Scheduling on multicores is a much harder problem than those studied under single processor scheduling theories, largely because of the inherent non-parallelism in workload tasks. Although a multicore platform may execute different tasks from a workload at the same time, it is typically not allowed to execute the same task on more than one core simultaneously. This project plans to research multiprocessor frameworks and platforms to tackle these issues. One important concept is the notion of virtual processors, which allow to use a three-step scheduling strategy: partitioning of workload tasks and assigning virtual processors to each partition, scheduling of tasks on virtual processors within each cluster, and scheduling of virtual processors on the physical cores. Another important concept is the notion of pJobs, which allow tasks to be executed in parallel in the physical cores, increasing the potential parallelism of applications. The project will also research into architectures and platforms for supporting these concepts, and the underlying resource sharing paradigms. |
| Funding: | Global: 111KEUR, CISTER: 111KEUR |
| Sponsors: |     |
| Partners: | |
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Journal Papers
Non-preemptive and SRP-based fully-preemptive scheduling of real-time Software Transactional Memory CISTER-TR-151005
António Barros, Luis Miguel Pinho, Patrick Meumeu YomsiJournal of Systems Architecture (JSA), Elsevier. 26, Nov, 2015, Volume 61, Issue 10, pp 553-566.
António Barros, Luis Miguel Pinho, Patrick Meumeu YomsiJournal of Systems Architecture (JSA), Elsevier. 26, Nov, 2015, Volume 61, Issue 10, pp 553-566.
Logic-based schedulability analysis for compositional hard real-time embedded systems CISTER-TR-150411
André Pedro, David Pereira, Luis Miguel Pinho, Jorge Sousa PintoSIGBED Review (SIGBED Rev.), ACM. Feb 2015, Volume 12, Issue 1, pp 56-64.
André Pedro, David Pereira, Luis Miguel Pinho, Jorge Sousa PintoSIGBED Review (SIGBED Rev.), ACM. Feb 2015, Volume 12, Issue 1, pp 56-64.