Ramon Serna Oliver
An overview of Deterministic Ethernet scheduling methods and current industrial challengesSystems Architect / Corporate Scientist at TTTech, Vienna, Austria
CISTER, Porto, Portugal
ABSTRACT:
In this talk I will present some of the research work we have conducted within the TTTech Labs during the last years, with a focus on Time-Triggered architectures and Deterministic Ethernet networks. A central part of the talk will be dedicated to the problem of scheduling time-triggered communication in Time Sensitive Networks (TSN) by means of the IEEE 802.1Qbv. The talk will conclude with an overview of research challenges with potential to impact current industry trends.
BIO:
Ramon Serna Oliver is Corporate Scientist at the Labs group in TTTech, Vienna, Austria. His current research is directed towards creating scheduling algorithms addressing the configuration complexity of heterogeneous real-time systems, particularly in the automotive ADAS domain, with a focus on Deterministic Ethernet networks and Time-Triggered architectures. He is also involved in advancing the toolchain portfolio of TTTech for the synthesis of flight-certifiable configurations in aerospace networks. He received his PhD (Dr.-Ing) in 2010 from the Chair of Real-Time Systems in TU Kaiserslautern, Germany. Prior to joining TU Kaiserslautern, he was a research assistant at the Mälardalen Real-Time Research Center (MRTC) in Mälardalen Högskola, Västerås, Sweden, and invited researcher at the Institute of Computing in Universidade Federal Fluminense, Niterói, Brazil. He also holds a Computer Engineer diploma since 2005 from the University of Balearic Islands, Spain. His research interests include adaptive and resource-constrained real-time safety-critical systems, deterministic wired and wireless communications, as well as quality of service trade-offs.
At CISTER's Facebook Page