16, Jan, 2013 13:00-14:00 (1 hour)
FEUP, Porto, Portugal

Title: "Composability and Predictability in the CoMPSoC Platform"
Speaker: Benny Akesson
Date: Wednesday, January 16
Venue: I-105, FEUP
Time: 13:00
Registration Limit:Tuesday, 11:00 at http://www.fe.up.pt/ecebacktobasics
https://sites.google.com/site/eceback2basics/Home/program---8th-edition

---

Benny Akesson
Research Associate, CISTER research unit, ISEP, Porto

Title:
Composability and Predictability in the CoMPSoC Platform

Abstract:
System-on-chip (SOC) design gets increasingly complex, as a growing number of applications are integrated in modern systems. Some of these applications have real-time requirements, such as a minimum throughput or a maximum latency. To reduce cost, system resources are shared between applications, making their timing behavior inter-dependent. Real-time requirements must hence be verified for all possible combinations of concurrently executing applications, which is not feasible with commonly used simulation-based techniques. This presentation addresses this problem using two complexity-reducing concepts: composability and predictability. Applications in a composable system are completely isolated and cannot affect each other´s behaviors, enabling them to be independently verified. Predictable systems, on the other hand, provide lower bounds on performance, allowing applications to be verified using formal performance analysis. Five techniques to achieve composability and/or predictability in SOC resources are presented and we explain their implementation for processors, interconnect, and memories in the CoMPSoC platform.

Short Bio:
Benny Akesson was born in Landskrona, Sweden in 1977. He earned a M.Sc. degree in Computer Science and Engineering at Lund Institute of Technology, Sweden in 2005. In 2010, he received his Ph.D. degree in Electrical Engineering at Eindhoven University of Technology, the Netherlands, on the topic of "Predictable and Composable SoC Memory Controllers". This research was conducted in collaboration with NXP Semiconductors. Prior to joining the CISTER research unit in Porto, Portugal, as a Research Associate, Dr. Akesson worked as Postdoctoral Researcher and Assistant Professor at the Eindhoven University of Technology, where he is led the memory research team in the Electronic Systems group at the faculty of Electrical Engineering. His primary research interests include memory controller architectures, real-time resource scheduling, performance modeling, and virtualization. He is the author of a book about memory controllers for real-time embedded systems.

CISTER's main roles: