HomeResearch TopicsApplication DriveProjectsPublicationsPeoplePhD StudiesNewsEvents & CfPInfo & Contacts
CiTechCiWorkCISTER DSSjoin us!Enjoy Porto!
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
Login
HomePublicationsPaper

Reduction of Parallel Computation in the Parallel Model for Ada
Ref: CISTER-TR-160403       Publication Date: 11 to 13, Apr, 2016

Reduction of Parallel Computation in the Parallel Model for Ada

Ref: CISTER-TR-160403       Publication Date: 11 to 13, Apr, 2016

Abstract:
One of the most common program constructs to be parallelized (and where most of the times gains are obtained) is parallel loops. This paper discusses different approaches to support loop parallelization in the fine-grained parallelism model for Ada currently being proposed, focusing in particular in the issues related to reducing operations.

Authors:
S. Tucker Taft
,
Brad Moore
,
Luis Miguel Pinho
,
Stephen Michell


Document:
View
PDF Download
PDF


18th International Real-Time Ada Workshop (IRTAW 2016).
Benicàssim, Spain.



Record Date: 20, Apr, 2016
Short links for this page: www.cister-labs.pt/docs/cister_tr_160403 www.cister-labs.pt/docs/1202
Previous PaperNext Paper